Design of Programmable Quantum-Dot Cell Structure Using QCA Clocking Based D Flip-Flop
نویسندگان
چکیده
منابع مشابه
Design of Optimized Quantum-dot Cellular Automata RS Flip Flops
Complementary metal-oxide semiconductor (CMOS) technology has been the industry standard to implement Very Large Scale Integrated (VLSI) devices for the last two decades. Due to the consequences of miniaturization of such devices (i.e. increasing switching speeds, increasing complexity and decreasing power consumption), it is essential to replace them with a new technology. Quantum-dot c...
متن کاملTrue Single Phase Clocking Based Flip-flop Design Using Different Foundries
This paper enumerates a low power, high speed design of flip-flop having less number of transistors. In flip-flop design only one transistor is being clocked by short pulse train which is known as True Single Phase Clocking (TSPC) flip-flop. The true single-phase clock (TSPC) is common dynamic flip-flop which performs the flip-flop operation with little power and at high speeds. In this paper, ...
متن کاملdesign of optimized quantum-dot cellular automata rs flip flops
complementary metal-oxide semiconductor (cmos) technology has been the industry standard to implement very large scale integrated (vlsi) devices for the last two decades. due to the consequences of miniaturization of such devices (i.e. increasing switching speeds, increasing complexity and decreasing power consumption), it is essential to replace them with a new technology. quantum-dot cellular...
متن کاملNovel Subtractor Design Based on Quantum-Dot Cellular Automata (QCA) Nanotechnology
Quantum-dot cellular automaton (QCA) is a novel nanotechnology with a very different computational method in compared with CMOS, whereas placement of electrons in cells indicates digital information. This nanotechnology with specifications such as fast speed, high parallel processing, small area, low power consumption and higher switching frequency becomes a promising candidate for CMOS tec...
متن کاملA New Single-Clock Flip-Flop for Half-Swing Clocking
We propose a new flip-flop configuration which saves about 60% of total clocking power using a half-swing clock. To use the half-swing clock, level converters or special clock drivers are traditionally required and the power consumptions of these logic cannot be ignored. In the proposed scheme, only NMOSes are clocked with half-swing clock in order to make it operate without the level converter...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of the Korea Industrial Information Systems Research
سال: 2014
ISSN: 1229-3741
DOI: 10.9723/jksiis.2014.19.6.033